

## Refine Search

### Search Results -

Term	Documents
(4 AND 25).PGPB,USPT.	18
(L4 AND L25).PGPB,USPT.	18

Database:  US Pre-Grant Publication Full-Text Database 16/134  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

### Search History

DATE: Friday, May 25, 2007 [Purge Queries](#) [Printable Copy](#) [Create Case](#)

<u>Set</u>	<u>Hit Count</u>	<u>Set Name</u>
<u>Name</u>	<u>Query</u>	<u>result set</u>
side by side		
DB=PGPB,USPT; PLUR=YES; OP=OR		
<u>L29</u> 14 and l25	18	<u>L29</u>
<u>L28</u> 14 and l24	24	<u>L28</u>
<u>L27</u> l18 and L25	93	<u>L27</u>
<u>L26</u> l18 and L24	133	<u>L26</u>
<u>L25</u> (712/20-225)[CCLS]	8916	<u>L25</u>
<u>L24</u> (712/2-300)[CCLS]	13376	<u>L24</u>
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L23</u> ("all" or every or each) near12 (nop\$1 or "no" near1 operation\$1) near25 (1 or 0 or one or zero\$3 or set or reset\$4 or mask\$5)	53	<u>L23</u>
<u>L22</u> ("all" or every or each) near12 (nop\$1 or "no" near1 operation\$1) near25 mask\$5	0	<u>L22</u>
<u>L21</u> l19 not 20	15	<u>L21</u>

<u>L20</u>	L19 and (vliw or very near1 (large or long) near1 instruction\$1)	13	<u>L20</u>
<u>L19</u>	(all or plur\$7 or multipl\$6 or two or dual or second or every or each) near10 (nop\$1) near12 (detect\$3 or determin\$7)	57	<u>L19</u>
<u>L18</u>	(nop\$1) near12 (detect\$3 or determin\$7)	513	<u>L18</u>
<u>L17</u>	L16 and (vliw or very near1 (large or long) near1 instruction\$1)	8	<u>L17</u>
<u>L16</u>	(nop\$1) near12 (each or every or all)	66	<u>L16</u>
<u>L15</u>	L12 and (vliw or very near1 (large or long) near1 instruction\$1)	68	<u>L15</u>
<u>L14</u>	L12 near75 (vliw or very near1 (large or long) near1 instruction\$1)	7	<u>L14</u>
<u>L13</u>	L12 near25 (vliw or very near1 (large or long) near1 instruction\$1)	7	<u>L13</u>
<u>L12</u>	(combin\$7 or compar\$6 or mask\$5) near15 nop\$1	458	<u>L12</u>
<u>L11</u>	L10 near18 (single or final or overal\$5 or sum\$6 or "AND" or "ANDed" or combin\$6)	3	<u>L11</u>
<u>L10</u>	mask\$5 near10 nop\$1	84	<u>L10</u>
<u>L9</u>	L8 not 16	18	<u>L9</u>
<u>L8</u>	("all" or every) near12 (nop\$1 or "no" near1 operation\$1) and (vliw or very near1 (large or long) near1 instruction\$1)	21	<u>L8</u>
<u>L7</u>	L4 and (vliw or very near1 (large or long) near1 instruction\$1)	5	<u>L7</u>
<u>L6</u>	L5 and (vliw or very near1 (large or long) near1 instruction\$1)	5	<u>L6</u>
<u>L5</u>	L4 and (nop\$1 or mask\$6)	60	<u>L5</u>
<u>L4</u>	("all" or every or "AND" or "ANDed") near12 (nop\$1 or "no" near1 operation\$1) near15 ("true" or one or "1" or mask\$5 or set\$4 or reset\$5)	120	<u>L4</u>
<u>L3</u>	("all" or every) near12 (nop\$1 or "no" near1 operation\$1) near15 mask\$5	0	<u>L3</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>			
<u>L2</u>	5893143.pn.	1	<u>L2</u>
<u>L1</u>	893143.pn.	0	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Help](#)

Welcome United States Patent and Trademark Office

 **Search Results**
**BROWSE****SEARCH****IEEE Xplore GUIDE**
 [e-mail](#)

Results for "((nop &lt;and&gt; (vliw\*, very &lt;near/1&gt; (large, long)))&lt;in&gt;metadata)"

Your search matched 5 of 1583645 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» **Search Options**[View Session History](#)**Modify Search**[New Search](#)

((nop &lt;and&gt; (vliw\*, very &lt;near/1&gt; (large, long)))&lt;in&gt;metadata)

**Search**
 Check to search only within this results set
» **Key**Display Format:  **Citation**  **Citation & Abstract**

IEEE JNL IEEE Journal or Magazine

 **view selected items** [Select All](#) [Deselect All](#)

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

**1. Hierarchical instruction encoding for VLIW digital signal processors**

Chia-Hsien Liu; Tay-Jyi Lin; Chie-Min Chao; Pi-Chen Hsiao; Li-Chun Lin; Shin-Kai Chen; Chao-Wei Chein-Wei Jen;

[Circuits and Systems, 2005. ISCAS. 2005. IEEE International Symposium on](#)

23-26 May 2005 Page(s):3503 - 3506 Vol. 4

Digital Object Identifier 10.1109/ISCAS.2005.1465384

[AbstractPlus](#) | Full Text: [PDF\(696 KB\)](#) IEEE CNF

[Rights and Permissions](#)

**2. A method of speculative dual-path execution for VLIW processors**

Shimajiri, H.; Yoshida, T.;

[TENCON. 2004. 2004 IEEE Region 10 Conference](#)

Volume B, 21-24 Nov. 2004 Page(s):195 - 198 Vol. 2

Digital Object Identifier 10.1109/TENCON.2004.1414565

[AbstractPlus](#) | Full Text: [PDF\(4841 KB\)](#) IEEE CNF

[Rights and Permissions](#)

**3. An efficient VLIW DSP architecture for baseband processing**

Tay-Jyi Lin; Chin-Chi Chang; Chen-Chia Lee; Chein-Wei Jen;

[Computer Design. 2003. Proceedings. 21st International Conference on](#)

13-15 Oct. 2003 Page(s):307 - 312

Digital Object Identifier 10.1109/ICCD.2003.1240911

[AbstractPlus](#) | Full Text: [PDF\(548 KB\)](#) IEEE CNF

[Rights and Permissions](#)

**4. Higher performance and lower power enhancements to VLIW architectures**

Gass, W.;

[Signal Processing Systems. 2001. IEEE Workshop on](#)

26-28 Sept. 2001 Page(s):157

Digital Object Identifier 10.1109/SIPS.2001.957342

[AbstractPlus](#) | Full Text: [PDF\(45 KB\)](#) IEEE CNF

[Rights and Permissions](#)

**5. A 4-way VLIW embedded multimedia processor**

Suga, A.; Sukemura, T.; Takahashi, H.; Wada, K.; Miyake, H.; Nakamura, Y.; Takebe, Y.; Azegami M.; Okano, T.; Shiota, T.; Saito, M.; Wakayama, S.; Ozawa, T.; Satoh, T.; Sakurai, A.; Katayama, T. K.;

[Solid-State Circuits Conference. 2000. Digest of Technical Papers. ISSCC. 2000. IEEE International Solid-State Circuits Conference](#)

7-9 Feb. 2000 Page(s):240 - 241, 461  
Digital Object Identifier 10.1109/ISSCC.2000.839767  
[AbstractPlus](#) | Full Text: [PDF](#)(277 KB) IEEE CNF  
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

Indexed by  
 Inspec®